SEDSAT-1 Technology Development by Wells, B. Earl & Maier, Mark W.
NASA'
Na6onal Aeronautica! and
Space A_ency
1. Report No.
5-34323
Report Document Page
2. Government Accession No. 3. Recipients Catalog No.
4. TitleandSubtitle
F/NAS/R&D of the Components of SEDS
Project Office -- SEDSAT-I Technology
Development 6.
7. Author(s)
M.W. Maier
B.E. Wells
9. Per_rming Organization Nameand Address
UAii Research Institute
EI E-47
University of Alabama in Huntsville
Huntsville, AL 33899
12. Sponsoring Agency Nameand Address
National Aeronautics and Space Admin.
Marshall Space Flight Center
lluntsville, AL 35812
i
15. Supplementary Notes
5'. Report Due
June 1996
Performing Organization Code
Research Institute, UAH
8. Performing Organization Report No.
5-34323
10. Work Unit. No.
Delivery Order No. 157
11. Contract or Grant No.
NAS8-38609
13. Type of report and Period covered
Final Report
I12196 -- 611/96
14. Sponsoring Agency Code
ii
16. Abstract The Students for the Exploration and DevelopE_nt of Space Satellite (SEDSAT-I) is an ambi-
tious pro_ect to design, build, and fly a generally-accessible low-cost satellite which will
i) act as a technology demonstration to verify the suitability of novel optical, battery,
microprocessor, and memory hardware for space flight envircDments, 2) to advance the under--
standing of tether dynamics and environmental science through the development of advanced
imaging experiments, 3) to act as a communication link for radio amateurs and 4) to provide
graduate and undergraduate students with a unique multi-disciplinary experience in desiring
complex real-world hardware/software. This report highlights the progress made on this pro_ect
during the time period from January 2, 1996 to June i, 1996 at the end of which time the aEASIS
0.7 version software was completed and inteqrat_ on the SEASIS breath, card, a functional plro-
totype of the PAL Camera was developed, the preferred image co_aression technique was
selected, the layout of the SEASIS board was begun, porting of the SCOS operating system to
the CDS board was begun, a new design for a tether releale mechanism was devaloped, safety
circuity to inhibit tether cutting was developed and prototyped, material was prepar_ to sup-
port a comprehensive safety review of the project which was held at JSC (which was personally
attended by one of the Principal Investigators), and prototype ground software wam ck_voloped.
17. Key Words (Suggested by Author (s))
SEASZS -- SEDS (Students for the Exploration and
Development of Space) Earth, Atmosphere, and
Space Imaging System
CDS -- Command Data System
PAL -- Panoramic Annual Lens
technology de._ns_ra_icn, envlron_en_al science,
tether dynamlc_, coE_reeslon techniques, image pro-
cessing, software engineering
18. Distribution Statement
9. Security Class. (of this report) 20. Security Class. (of this page)
UnclassifiedUnclassified
NASA FORM 1626 OCT 86
TBA
21. No. of pages
22
22. Price
P
https://ntrs.nasa.gov/search.jsp?R=19960046989 2020-06-16T04:15:06+00:00Z
SEDSAT-1 Technology Development
Mark W. Maier
Assistant Professor
Department of Electrical and Computer Engineering
University of Alabama in Huntsville
B. Earl Wells
Assistant Professor
Department of Electrical and Computer Engineering
University of Alabama in Huntsville
Development Schedule and Progress
During the period of this contract the UAH SEDSAT team has continued development of the
SEDSAT. One of the responsibilities of the investigators has been to oversee the teams progress
and report to NASA. A detailed schedule, that begins just after the contract began and runs until
present, is included as attachment 1. This plan has undergone many revisions over the course of
the contract. It current form reflects the up-to-date status of the project and its currentplanned
configuration. Several major SEDSAT development milestones have been accomplishedduring
the course of this contract.
1. The SEASIS 0.7 software release completed coding March 6.
2. The SEASIS 0.7 software completed integration and test on the SEASIS processor bread-
board June 16. The test showed the systems ability to capture imagery on a predefined
schedule and transmit (on command) to another transputer board.
3. A functional protoype of the PAL camera was completed in aluminum April 1. Since the
departure of Amy Houts further optical development has been delayed. However, opticat
tests were clone with the camera by Rachel Flynn during May.
4. Lossless GIF compression was compared with J'PEG for PAL images and GIF was
selected February 21.
5. A design package for the SEASIS processor board was delivered to SCI in early February,
and completed to their satisfaction February 29. Photo plots of the processor board layout
were received by us June 20.
6. The first protoflight Command and Data System (CDS) board was received and stuffed
with components on March 5. It completed hardware checkout on May 3.
7. The SCOS kernel was brought up on the CDS board May 13.
8. On March 15 Marshall indicated to UAH that safety requirements would demand onboard
timers and a new Tether Release Mechanism Design.
9. UAH designed, prototyped, and demonstrated the safety timers on April 24.
10. UAH delivered a set of drawings for a new TRM design May 27.
11. UAH supported the safety panel review of SEDS/SEDSAT.
12. A prototype of the ground communications task and the ground telemetry console was
completed in early May. It has not been tested for lack of a CDS link.
A flow chart of the plan for SEDSAT completion extending from this point is provided as a
Attachment 1.
Imaqe Quality Com_rison
One trade-off examined during the program was what image compression algorithm to use in
the SEASIS processor. Compressing SEASIS images serves two purposes. First, it allows more
images to be stored in mass memory. Second, it improves the transmission speed to the ground
over the very limited 9.6 kbits/sec link. The current design stores images in mass memory uncom-
pressed and only compresses for transmission. This choice is based on our using the full 128
Mbytes of mass memory, the continuing error rate in mass memory, and the time it takes to com-
press images on the transputer.
The choice of compression algorithm was between Graphics Interchange Format (GIF) and
the JPEG standard. GIF is a lossless algorithm, that is the uncompressed image exactly replicates
the original image. J-PEG is lossy. The uncompressed image is an approximation to the original
image, with the algorithm designed to cause distortion in a way that minimizes visual impact.
]PEG can, in general, achieve much more compression than GIF. The JPEG quantization matrices
allow a trade-off between compressed size and uncompressed image quality.
The planned purpose of SEASIS image collection, during the contract period, was to allow
SEDSAT attitude estimation during tether deployment. This was to be achieved by taking images
in blocks, with each block set up to over sample the highest expected attitude oscillation fre-
quency. The blocks were spaced throughout the tether deployment. In addition, a special imaging
block was scheduled for the first indication of tether cut to attempt to capture images of tether
recoil. Through experiment, we determined that the time line could be achieved only by storing
images uncompressed because of the time required to compress. It is possible software optimiza-
tion could have reduced the compression time significantly, but in view of the difficulty of pro-
gramming the SCC-100 this did not seem a fruitful course. With GIF compression the SEASIS
processor is capable to storing roughly 1200 images, more than were required for any planned
tether mission collection schedule.
Since the tether mission will no longer be conducted, this requirement is now moot. However,
the choice of compression algorithm need not be reconsidered. A lossless algorithm is the robust
choice since we can be assured no possibly valuable scientific information is lost. As examples of
how the images appear under different compression regimes, the following figures show a set of
comparative images. These images were generated using a PAL image simulator written by Mr.
Ahmed Siddique. This simulator uses a 3-D graphics model of the earth-sun-moon system. The
model contains a sphere to represent the earth, and texture maps an image of the earth onto the
sphere. The simulator then calculates the field of view of the PAL at a given attitude and extracts
a cylindrical cut from the full scene. The cut is then warped onto a rectangular field using the PAL
angular mapping function.
Figure 1 shows the earth and moon in a typical configuration as would be seen by the PAL
imaging system. The image is presented as it would be recorded, with the lens image field appear-
ing as an annulus within the rectangular image plane. Another capability of the simulator is dew-
arping simulated PAL images. An example is given in where the annular image of the PAL is
dewarped back into a rectangular panorama.
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Figure 1: Simulated PAL image (1:2 scale)
Figure 2: Dewarped simmulated PAL image (not to scale)
For the tether mission, the primary measure of quality for imaging is the ability to determine atti-
tude. To determine attitude accurately we must be able to accurately determine the angular location
of the crossing of the optical equator and the limb of the earth, or the angular location of the center of
the moon or sun. Taking the earth edge as an example, a illustrates the impact of compression on
edge sharpness. As the JPEG quality control goes down, the sharpness of the edge visibly degrades.
Based on our ability to store all the needed images with lossless compression, the processor impact
of more complex compression, and the desire to maintain full image quality, there was no reason to
select any algorithm other than lossless.
Figure 3: Pixel cutouts, no compression, JPEG high quality, medium quality, and low quality
Even though the tether mission is no longer an issue, we do not plan to revisit the algorithm
choice. For all planned operations, lossless compression maintains full image quality. Because a
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changeof a factorof two in transmissiontimecouldbeof considerablevalue in remotesensing
applications,wewill considera lossycompressionalgorithmasanadjunct.Thedesiredsolution
is a lossy/losslessalgorithm thatsendsa lossy0thumbnail0 of animage,thentransmitsthefull,
losslessimageis desiredby users.If possible,wewill incorporatethis moreadvancedversionin
the flight SEASISsoftware.While it wouldnot havebeennecessaryif the tethermissionwhere
theprimary SEASISobjective,it will behigherpriority with thetethermissioncancelled.
Ground Communications Architecture
One area of SEDSAT design that is still being worked out is the ground communications
architecture, shows the basic hardware architecture for SEDSAT-ground communications. The
hardware aspects are emphasized, though the schematic breakdown of the software is also shown.
illustrates the architecture from a software perspective.
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Figure 4: Hardware architecture diagram for SEDSAT ground communications
The communications link between the SEDSAT and the ground is a digital radio link. The
basic rate is 9.6 Kbits/sec, though experiments at 56 kbits/sec are also planned. The link carries
AX.25 flames, which encapsulate application data specific packets. Software routines, provided
as part of SCOS, carry out the encapsulation and pass byte blocks to the hardware. The byte
blocks go out over the serial port to the tranponder which transmits them. On the ground side a
Yaesu radio picks up the link and passes a lowpass signal to a modem The modem demodulates
the bit stream and passes it to the TNC, which interprets the AX.25 packets internally. The data
sections are re-encapsulated onto the PC serial port. The serial port is read by PC software drivers,
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which passapplicationlevel datato the labview front end.The labviewfront endinterpretsthe
packetsanddisplaysor archivesthereceiveddata.
AX.25
Byte Blocks
LabView
FrontEnd
1Dr
Figure 5: Software architecture diagram for SEDSAT ground communications
From the software perspective, the SEDSAT software tasks read a communications data
stream managed through ComTask. ComTask sends and receives data through calls to QAX.25
routines. On the ground end, a front end written in LabView sends and receives application level
data packets through a set of serial drivers. The AX.25 protocol encapsulation and decoding is all
done in the TNC.
Safety_ Timer Desio_n
A major concern of the safety panel was the premature cutting of the tether from the SEDSAT-
1 end while the tether was still connected to the Orbiter. Such a scenario could lead to a recoil of
the tether into the cargo bay and around the shuttle thereby inhibiting the closing of the cargo bay
doors and requiring an emergency EVA in order to return to earth. Several alternatives were sug-
gested to solve this problem which included a tension sensitive inhibit and an inhibit mechanism
based upon three separate and independent timers. The timer option was chosen because it was
unclear if the tension sensitive tether release mechanism could be designed, developed, and tested
in time for the mission.
The timer circuit was designed to inhibit the cutting of the tether by interrupting the power
being transferred to the tether release mechanism at three points in the circuit which included 1)
the +28 volt source from the motherboard, 2) the +15 source from the DC-DC, and 3) the ground
return leg. The timer was to begin operation when the satellite was powered up at separation and
the to count up to a predetermined time which would be derived from the mission profile
(believed to be less than 3 hours). To be conveniently integrated into the satellite, the timers were
to be physically located on the CDS board with each timer being designed to be completely inde-
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pendentof oneanotherandtheCDSelectronics.Programmingof thetimerswasto occurby sol-
deringjumpers at the systemwas to be integratedat which point the tethermission duration
wouldbeknown.Thetimersthemselveswereisolatedfrom thetetherreleasemechanismcontrol
circuit by C60-10opto-relayswhich respondto standardTTL voltagelevels.Figure 6 showsa
basicblock diagramof atimermoduleandfigure7 showsthefull schematic.
Astable I
Multi-vibrator I
+SV* IPower onl
t--! Reset 1
.._ Circuit I
w
Timer Module
_ _p-bit Binary Counter I
I- q oo o.-q
this signal comes fi'om the mare power bus I
-- it is activated when power is applied to the satellite
TTL Output
1 = enable
0 = disable
Figure 6: basic block diagram of a timer module
The timer circuit was designed not to be affected significantly by power up transient condi-
tions since the resistor capacitor combination of the power on reset circuit had a time constant of
lOOms which is large enough to allow transients to dissipate. Also the Interpoint DC-DC con-
verter which supplies the voltage to the CDS computer and the timer circuits has filtering compo-
nents which will tend to smooth out the input waveforms.
This operation of the timer was to be verified by a set of tests where the separation switches
were repetitively activated and the operation verified. Design constraints on the CDS board
required that the full maximum duration of the mission expire to verify timer operation (because it
was impossible to read the current time values of the timer via the CDS board due to hardware
limitations -- only the output of the final flip-flops could be verified).
The operation of the timers was to be verified by observing their behavior during the environ-
mental testing phase. It was expected that during this phase the behavior of each timer would be
individually monitored by the CDS computer by interrogating the output of each of the timer
inhibit lines using the analog multiplexer/AtoD decoders which are currently present on the
board. (Analog signals are being used here since the necessary circuitry was already present on
the board thus minimizing the scope of the redesign effort.)
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Tlmer Thermal Conslderations
To be effective the timers had to inhibit the cutting of the tether for a period of time which rep-
resents the maximum expected tether mission duration (which is equivalent to the minimum
amount of time which is allowed to elapse before the tether can be cut at the shuttle's end). The
worst-case time associated with the timers, from a mission safety point of view, is the fastest time
possible that the timers could complete their count under the worst-case environmental condi-
tions. If it is assumed that there is a given amount of error in selecting the external resister/capac-
itor combination on the NE 555 ICs shown in figure 7 then the following analysis is a valid means
of calculating the lower bound on the cycle time of the circuit for all three timers.
The basic timing formula of the NE 555 chip is
T = -/n(0.5) (R A + 2RB) C = 0.693 (R A + 2R B) C
where,
T = timer period (cycle time),
R A = R28, R27, and R10 on timer schematic,
R B = R31, R30, and R29 on timer schematic,
C = C100, C101, and C102 on timer schematic.
(1)
Accounting for initial timing accuracy, timer drift due to temperature, initial external compo-
nents accuracy and, external component drift due to temperature leads to the following formula.
T -- 0.693 (R m + 2R 8) C [ 1 - Etimer] [ 1 - 6time r (t - 25) ]
[ 1 -- Eresisters] [ 1 -- _3resister s (25 -- [) ] [ 1 -- Ecapacitor] [ 1 - _3capacito r (25 - t) ]
w he re,
O
t = temperature C,
etime r = initial timer accuracy (%/100),
O
6time r = timer drift ((%/100)/C),
Eresisters
5resisters
= initial accuracy of capacitor (% / 100),Ecapacitor
5 capacito r =
= initial accuracy of resistors (% / 100),
= worst case temperature cooeficient for resistors ((%/100)/°C),
worst case temperature cooeficient for capacitor ((%/100)/°C).
(2)
The following table lists the time critical components which have been selected for this design
and their associated parameter values. It should be noted that in the cases of the resisters and
capacitor the accuracies are considered to be better than the reported manufacturing tolerances
since components can be selected from a sample of components and individually measured to
determine how close they are to the specified nominal values. It is believed that a capacitor can be
chosen which are within 5% of its desired value and both resistors can be chosen which are within
1/2% of their desired value.
Table h values of critical components for timer circuit
Critical
Devices
RA
MEPCO/
CENTALAB
Inc.
RB
MEPCO/
CENTALAB
Inc.
C
MEPCO/
CENTALAB
Inc.
NE 555
Timer
Signetics Inc.
Type
Metal Film Resistor --
RN55D type
Metal Film Resistor --
RN55D type
Commercial Grade
Dipped-Radial Lead Tanta-
lum Capacitor
Monolithic Timing
Integrated Circuit
Manufactured
Tolerance
1%
Temp. Coeff.
__.100 PPM/°C
1%
Temp. Coeff.
_100 PPM/°C
20%
Effective
Temp. Coeff.
+2000 PPM/°C
Value
10K_
47K f2
Accuracy
Parameters
_resisters = --.0.005
8resister s = 0.0001
E capacito r = -t-0.05
5 capacito r = 0.002
1%
Temp. Coeff.
+ °+_50 PPM/C
10 [.tF
Etime r -- +0.01
_tiraer -" 5
The effect of substituting the accuracy parameters shown in Table 1 into Equation 2 and vary-
ing the temperature over the desired range of operation is shown in Figure 1. It should be noted
that for any given timer it would be possible to remove the base error coefficient (i.e. Eresistor s
and Ecapacito r ) if the actual measured value for C, RA, and R B were used instead of the nominal
desired value. In this way, each timer could be individual tuned and only the terms associated with
temperature variation would effect overall system performance. The reason why this analysis
includes the sample error coefficients is to allow for a unified analysis to be performed across all
timers in a very conservative manner.
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0.8
0.78
Temperature (°C)
for specified temperature rangeFigure 8: timer base cycle time
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Using the minimum cycle time shown in Figure 8 as the worst-case timer execution time, the
number of cycles needed to insure that the tether is not cut prematurely can be easily computed.
To accomplish this in hardware the count selection circuitry (the AND gate) will be connected
using soldered jumpers (before the system is put into final flight configuration) to the output lines
of the counter. The number of counts (i.e. number of timer cycles) will be selected to allow for the
maximum tether deployment time scenario as described in Equation 3.
Maximum Tether Deployment Time for Mission < TminN = 0.61N
where,
N = Number of Timer Cycles.
(3)
Switches
It is assumed that the separation switches and the optical isolated relay switches will be
required to survive a number of vibration tests where the SEDSAT-1 is placed on the shaking
apparatus at MSFC in full flight configuration. Verification of such survival will be evaluated after
the test have been completed by testing that the power is inhibited when any one of the switches is
disabled, in the case of the separation switches and, in the case of the optical-relay switches a test
will be performed after the vibration tests which will monitor via the CDS computer the tether
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cutting voltage level to insure that the 28 volts is not available until the maximum tether deploy-
ment time has expired.
Chattering in the separation switches is another concern. If chattering is defined as the
momentary non-destructive activation of the switch during the launch sequence then it is very
unlikely that such activity will have any credible effect on system safety. This is supported by the
foUowing observations: (1) Although the switches have not been tested on the SEDSAT-1 config-
uration they are robust as evidence by the manufactures specification and have been specifically
designed for such applications. (2) The switches are double pole switches and in order to initiate
power from the battery each switch would have to make contact with the other pole not just break
contact with the original pole. (3) All three switches must make contact with the other pole simul-
taneously to initiate power. (4) Short periodic pulses in the power supply would not be long
enough to activate the transponders or initialize the computer(s). After launch the satellite will be
dead for many days giving adequate time to dissipate any transitive effects on the electronics.
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Attachment 1:
SEDSAT-1 Completion Schedule
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